



Fig. 3








Fig. 5




Fig. 6





Fig. 7






Fig. 9




Fig. 10





Fig. 11

module example_module(A,B,C,OUT) input A,B,C; output OUT;



endmodule





Fig. 13 module example_module(A,B,C,OUT) input A,B,C; output OUT;



endmodule

Fig. 14




Fig. 15




Fig. 16




Fig. 17

kinds of memory	conversion value(number of circuit stages)
4Mbit SRAM	10
1Mbit SRAM	2

Fig. 18




Fig. 19




Fig. 20(a)




Fig. 20(b)

